In this paper we present a systematic procedure to synthesize timed asynchronous circuits using timing constraints dictated by system integration, thereby facilitating natural interaction between synchronous and asynchronous circuits. In addition, our timed circuits also tend to be more e cient, in both speed and area, compared with traditional asynchronous circuits. Our synthesis procedure begins with a cyclic graph speci cation to which timing constraints can be added. First, the cyclic graph is unfolded into an in nite acyclic graph. Then, an analysis of two nite subgraphs of the in nite acyclic graph detects and removes redundancy in the original speci cation based on the given timing constraints. From this reduced speci cation, an implementation that is guaranteed to function correctly under the timing constraints is systematically synthesized. With practical circuit examples, we demonstrate that the resulting timed implementation is signi cantly reduced in complexity compared with implementations previously derived using other methodologies.
Introduction
The design of timed asynchronous circuits has recently gained much attention because of the increasing need for asynchronous circuits in mixed synchronous/asynchronous environments. Inherent in these environments are timing constraints (gate, wire, and environment delay information) which circuits must satisfy and can exploit to optimize the implementation. Existing asynchronous design techniques either cannot handle systems with timing constraints, or do not fully utilize the information contained in them. This paper presents a methodology to synthesize asynchronous circuits that utilizes timing constraints throughout the synthesis procedure. As a result, our timed circuits retain the same behavior with less circuit complexity than earlier implementations.
Many methodologies have been proposed for the synthesis of speed-independent circuits 1] 2] 3] 4]. Speed-independent circuits are very robust since they are guaranteed to work independent of the delays associated with their gates, but they can be overly conservative when timing constraints are known. Timed circuits, on the other hand, are only guaranteed to work if the delays fall in the range given in the timing constraints of the speci cation. Utilizing these timing constraints, we trade robustness to variations in delays for signi cant reductions in circuit complexity.
Speed-independent circuits are restricted to interfaces where their environment only changes inputs in response to changes of outputs. Inputs from a synchronous circuit often do not satisfy this restriction. In order to address this problem, fundamental mode synthesis methods have been used 5] 6] 7] 8], which assume the environment will wait long enough for the circuit to stabilize before inputs are changed. Timing analysis must be performed after synthesis, and appropriate delays may need to be added to guarantee that this requirement is satis ed. Since these methods limit the concurrency within a circuit and do not fully utilize available timing constraints, they may result in circuits that are larger and slower than necessary.
Methods have been proposed to use timing constraints to synthesize timed circuits 9] 10]; however, most techniques apply timing constraints after synthesis only to verify that hazards do not exist. If hazards are detected, delay elements are added to avoid them, degrading the performance of the implementation. It was shown in 4] that the more conservative speed-independent model while resulting in somewhat larger circuits actually produces faster circuits compared with the timed circuits described in 10]. This surprising result can be attributed to the fact that these timed circuits often need to have delay elements added to the critical path to remove hazards.
Our synthesis procedure uses the timing constraints at the outset to enhance performance while minimizing circuit complexity. In several practical examples, we show that signi cant reductions in circuit complexity (measured in terms of literal count needed for the implementation) as compared to previous designs can be achieved using very conservative timing constraints. In particular, in a memory management unit designed for use with a real asynchronous microprocessor 11] 12], the circuit complexity is reduced by over 50 percent over the speed-independent implementation. Circuit performance is also enhanced, not only because we have reduced circuit area and do not use delay elements, but also because we are able to synthesize a more concurrent speci cation without adding state variables. An example of a DRAM controller to be used with a synchronous processor and DRAM array is presented to illustrate a design that cannot be done speed-independently. Circuit complexity is also reduced as compared to previous fundamental mode designs 13] 7] . This paper contains ve sections. Section 2 describes our speci cation language and timing analysis algorithm. Section 3 discusses our synthesis procedure. Section 4 presents several practical examples. Section 5 gives our conclusions.
Timing Analysis on Timed Speci cations
A wide variety of methodologies for speci cation of asynchronous circuits have been proposed. They can be roughly grouped into three classes: language based, such as communicating sequential processes (CSP) 1]; graph based, such as signal transition graphs (STG) 2]; and nite-state machine based, such as burst-mode state machines (BSM) 6]. At a high-level, CSP provides a very concise representation for large designs such as the microprocessor described in 11]. It is well suited for non-deterministic behavior, but it can be di cult to specify concurrency within a process. On the other hand, STG provides a good representation of concurrency within a process, but it is cumbersome to use for large designs and cannot specify arbitrary non-deterministic behavior. Neither of these representations are good for specifying asynchronous circuits in a synchronous environment. BSM has been successfully used for such applications 13], which was made possible by assuming fundamental mode as opposed to the other two speci cations which use the speedindependent model. None of these speci cation methods incorporates timing constraints.
We chose to use a speci cation language, the event-rule (ER) system 14], which is easily derivable from CSP, STG, and BSM and incorporates timing constraints. It is shown in 14] that speci cations that are not disjunctive or non-deterministic can be directly transformed into an ER system. A speci cation is disjunctive if there exists a transition in the speci cation that is speci ed to occur after either one transition or another, but it does not have to be preceded by both. A speci cation is non-deterministic if the circuit behavior is determined by a choice made by either the environment or the circuit. Derivation of ER systems from each speci cation method described above (i.e., CSP, STG, and BSM) is illustrated through an example. While our synthesis procedure does not presently allow non-deterministic speci cations, it is shown, by way of an example, that some non-deterministic speci cations can be transformed into deterministic speci cations which can then be synthesized.
In order to synthesize timed circuits, timing analysis must be used on the ER system speci cation to deduce timing information necessary to detect redundancy in the speci cation from the given timing constraints. More speci cally, in timed circuits, the timing information needed is the minimumand maximum di erence in time between any two events (i.e., signal transitions) in a circuit speci cation. Polynomial-time algorithms have been developed 15] 16] to determine the di erence in time between any two events in an acyclic graph. Circuit speci cations, however, are normally cyclic. Therefore, to apply these algorithms to circuit synthesis, these results must be expanded to handle cyclic speci cations. Recently, an algorithm has been proposed that nds these time di erences in cyclic graphs in exponential- time 17] . In this paper, we propose instead a polynomial-time heuristic algorithm which is su cient for our purposes. Our algorithm unfolds the cyclic graph into an in nite acyclic graph and then examines only two nite acyclic subgraphs of the in nite graph to determine a su cient bound on the time di erence between two events.
Event-Rule System
The ER system was introduced in 14] for performance analysis of asynchronous circuits. It was modi ed to incorporate bounds on the timing constraints and introduced as a speci cation language for timed circuits in 18]. An ER system is composed of a set of atomic actions, events, and the causal dependencies between them, rules, and it can be compactly represented using an event-rule (ER) schema.
Events
An event is de ned as \ : : :an action which one can choose to regard as indivisible|it either has happened or has not : : : " 19] . In circuits, events are transitions of signals from one value to another. There are two transitions associated with each signal s in a speci cation, namely, s " where " denotes that the signal s is changing from a low to high value, and s # where # denotes that the signal s is changing from a high to low value.
Rules
A rule is a causal dependency between two events. Each rule is composed of an enabling event, an enabled event, and a bounded timing constraint. Informally, a rule states that the enabled event cannot occur until the enabling event has occurred. If two rules enable the same event then that event cannot occur until both enabling events have occurred. This causality requirement is termed conjunctive.
The bounded timing constraint places a lower and upper bound on the timing of a rule. A rule is said to be satis ed if the amount of time which has passed since the enabling event has exceeded the lower bound of the rule. A rule is said to be expired if the amount of time which has passed since the enabling event has exceeded the upper bound of the rule. An event cannot occur until all rules enabling it are satis ed. An event must always occur before every rule enabling it has expired. Since an event may be enabled by multiple rules, it is possible that the di erence in time between the enabled event and some enabling events exceeds the upper bound of their timing constraints, but not for all enabling events. These timing constraints are the same as the max constraints described in 15] and the type 2 arcs described in 16].
Finding timing constraints for a speci cation is not a trivial task. Rules can be categorized into environment rules (i.e., the enabled event is a transition of an input signal) and internal rules (i.e., the enabled event is a transition of a state variable or output signal). Timing constraints for environment rules can be determined from interface speci cations or datapath delay estimates. For internal rules, the problem is much more di cult since the timing constraints cannot be known until the circuit is synthesized, but the circuit cannot be synthesized without given timing constraints. To solve this problem, the designer should estimate the maximum delay for the gates in the library to be used and set the upper bound of the timing constraint in each internal rule to this value. The lower bound of the timing constraint should usually be set to 0 since optimizations could potentially reduce the gate to nothing more than a wire. After a circuit is generated, it should be analyzed using a timing analysis tool to verify that the timing constraints used are correct. If the circuit violates the timing constraints, it must be resynthesized with more conservative timing constraints (larger upper bounds in this case). In order to avoid resynthesis, conservative values should be used for timing constraints on internal rules at the outset. In the design of interface circuits and other controllers, inputs often are from o -chip or from a datapath. In these cases, the lower bound of the timing constraint on environment rules is large compared with the upper bound of the timing constraints on internal rules. Therefore, a conservative estimate for internal gate delays does not signi cantly a ect the complexity of the timed implementation.
Event-Rule Schema
An ER system can be speci ed using an ER schema and initialization information described in the next subsection. An ER schema de nes a cyclic constraint graph which is a weighted marked graph in which the vertices are the events, the arcs are the rules, the weights are the bounded timing constraints, and the initial marking is given by the value of ". Each rule of the form he; f; "; i is represented in the graph with an arc connecting the enabling event e to the enabled event f. The arc is weighted with the bounded timing constraint . In other words, each rule corresponds to a graph segment, e ! f (or e ! f when the rule is initially marked, i.e., " = 1). A cyclic constraint graph is similar to a STG in which timing constraints have been added to the arcs. The ER schema is de ned more formally as follows:
De nition 2.1 (Event-Rule Schema) An event-rule schema is a pair hE 0 ; R 0 i where E 0 is a nite set of events, and R 0 is a nite set of rules. Each rule is denoted as he; f; "; i, where e and f are two events, " is de ned to be 1 if the rule has an initial marking and 0 otherwise, and = l; u] where l is the lower bound and u is the upper bound of the timing constraint on the rule.
As an example, a SCSI protocol controller, originally speci ed with a STG 20], is speci ed by its cyclic constraint graph as shown in Figure 1 . An example of a rule in this constraint graph is between the two events q # and rdy #, which is of the form hq #; rdy #; 0; 0; 5]i.
Our synthesis procedure requires that each event in an ER schema is uniquely identi ed. This led to the restriction in 18] of only one rising and one falling transition of each signal per cycle in the speci cation. To remove this restriction in this paper, each occurrence of the rising and falling transition in a cycle is given a unique name. For example, a signal s speci ed to rise and fall twice in a cycle, is renamed to s 1 for the rst rising and falling transitions and s 2 for the second. These events are treated separately during the timing analysis; however, they are recombined during synthesis as illustrated in an example later.
Another requirement is that the cyclic constraint graph is well-formed. A cyclic constraint graph is wellformed if it is strongly connected, every cycle has the sum of the " values along the cycle greater than or equal to 1, and for every event there exists a cycle including the event in which the sum of the " values is equal to 1 17] . Many speci cations are not well-formed, but such speci cations can often be synthesized by transforming them into ones which are well-formed as shown later in an example.
Event-Rule System
To construct the ER system, the cyclic constraint graph is transformed into an in nite acyclic constraint graph. Each event in the ER schema is mapped onto an in nite number of event occurrences, each corresponding to a di erent occurrence of that event. The rules are similarly mapped. Thus, in the in nite acyclic constraint graph, each rule occurrence he; f; i; "; i corresponds to a graph segment, he; i ? "i ! hf; ii. The occurrence-index i is used to denote each separate occurrence of an event or rule in the ER schema. The rst occurrence has i = 0, and i increments with each following occurrence. The occurrence-index o set " is the di erence in the occurrence-index of the enabled event f and the enabling event e. For each rule occurrence, the value of the occurrence-index o set " is the same as the value of the initial marking " for the corresponding rule in the ER schema.
A special reset event is added to the set of events in order to model the reset of the circuit. For each initially marked rule (i.e., " = 1) with enabled event f, a reset rule is added between the reset event and the event f. This rule models special timing constraints on the initial occurrence of the event f. E ectively, the acyclic constraint graph is constructed by cutting the cyclic constraint graph at the initial marking and unfolding the graph an in nite number of cycles. The result is an ER system as de ned below:
De nition 2.2 (Event-Rule System) Given the event-rule schema hE 0 ; R 0 i, de ne an event-rule system to be a pair hE; Ri where each event occurrence he; ii in E where i 0 represents an occurrence of an event e in E 0 , and each rule occurrence he; f; i; "; i in R where i " is an occurrence of a rule he; f; "; i in R 0 . The event hreset; 0i is added to E. For each rule in R 0 in which " = 1, a rule of the form hreset; f; 0; 0; 0 i is added to R.
The speci ed circuit behavior is de ned by simulating the acyclic constraint graph using the timed ring rule given below:
De nition 2.3 (Timed Firing Rule) Given that t(hf; ii) is the exact time of the event occurrence hf; ii, it can take on any value within the bound de ned in terms of the times of the event occurrences that enable it.
The bound can be given as follows: max he;f;i;"; i2R ft(he; i ? "i) + lg t(hf; ii) max he;f;i;"; i2R ft(he; i ? "i) + ug A subgraph of the unfolded in nite acyclic constraint graph for the SCSI protocol controller is shown in Figure 2 . An example of a rule occurrence in this ER system is between the two event occurrences hq #; 0i and hrdy #; 0i, which is of the form hq #; rdy #; 0; 0; 0;5]i. According to the timed ring rule, the event occurrence hrdy #; 0i cannot occur until both the event occurrences hq #; 0i and hgo "; 0i have occurred, and it must occur before 5 time units have elapsed since both the event occurrences occurred.
Timing Analysis
In order to transform an ER system speci cation into a timed circuit, our synthesis procedure requires a timing analysis algorithm to determine the minimum and maximum time di erence between any two events. We have developed an e cient polynomial-time timing analysis algorithm to determine a su cient estimate of these time di erences based on only two nite subgraphs of the in nite acyclic constraint graph. 
Worst-Case Time Di erence

Algorithm to Estimate Worst-Case Time Di erence
In our ER systems, a pair of events has an in nite number of occurrences; however, it is possible to analyze a nite number of occurrences to nd a su cient estimate of the worst-case time di erence as de ned in De nition 2.6.
De nition 2.6 (Estimate of the Worst-Case Time Di erence) Given the worst-case time di erence L; U] between two events, an estimate of the worst-case time di erence is any L 0 ; U 0 ] such that L 0 L and U 0 U. Given two events u and v and an occurrence-index o set between them j, Algorithm 2.3 determines an estimate of the worst-case time di erence between them by constructing two nite acyclic subgraphs to be analyzed by Algorithm 2.2. The rst subgraph includes only events and rules with indices i ? 1 and i for some arbitrary value of i > 0. A source event is added to this subgraph, and each rule with " = 1 and with index i ? 1 is replaced with a rule from the source event to the enabled event with a timing constraint of 0; 1]. This construction guarantees that no timing assumptions are made about previous cycles which are not modeled in our nite graph. For the special case when i = 0, another subgraph is constructed which includes only events and rules with i = 0. We prove later that the analysis of these two subgraphs yields an estimate of the worst-case time di erence.
These two subgraphs are acyclic and nite so the algorithms described is the minimum of the lower bounds and the maximum of the upper bounds of the time di erences for the i th and 0 th occurrence. In our synthesis procedure, only time di erences with values of j = 0 or j = 1 are of interest, so this algorithm does not produce a tight bound for j > 1. Also, since the worst-case time di erence is only de ned over values of i where i j, the 0 th occurrence only needs to be considered if j = 0. Finally, since this algorithm is called repeatedly in the synthesis procedure, the graphs are created only once for a given circuit, and once a time di erence is calculated for a particular pair of event occurrences, it is stored in a table such that it need not be recalculated. 
For the example shown in Figure 2 , the estimate of the worst-case time di erence found by Algorithm 2.3 between the two events rdy # and q # with occurrence-index o set j = 0 is the bound 15; 55]. This means that rdy # always occurs at least 15 units of time after q #, but no more than 55 units of time after q #. a value less than or equal to 0 (note this second case is never positive because from the ordering de ned by the rule, we know that e always occurs before f). This relationship continues to hold if the graph is extended an in nite number of cycles. Since the value found for case (1) and for case (2) is greater than that found if graph G is extended back further, and since the maximum time di erence is calculated by adding these values to values found on the rest of the graph, we know that the value calculated for U i using graph G will be less than or equal to the actual value of U i for i > 1. Therefore, U 0 U, and we can similarly show that L 0 L. Thus, Algorithm 2.3 gives an estimate of the worst-case time di erence.
Proof of Correctness
Complexity of the Algorithm
Calculating the time di erence of each pair of events using the MaxDi algorithm has complexity O(v e) where v is the number of vertices and e is the number of arcs in the graph 15]. Let jE 0 j and jR 0 j be the number of events and rules, respectively, in the cyclic constraint graph representation. The largest graph which Algorithm 2.3 analyzes has 2jE 0 j vertices and 2jR 0 j arcs. Therefore, using Algorithm 2.3 to calculate estimates for all time di erences has complexity O(jE 0 j jR 0 j).
Extensions to Find a Better Estimate
If either the bound is not tight enough or there is interest in nding worst-case time di erences of events across more than one cycle (i.e., j > 1), the algorithm can be extended by increasing the size of the subgraphs which Algorithm 2.3 analyzes. Assuming subgraph G is enlarged to contain c cycles (c = 2 in Algorithm 2.3), the algorithm is modi ed in the following ways: In the modi ed algorithm, estimates of worst-case time di erences with j (c ? 1) can now be found. Theorem 2.1 can easily be extended to show that the modi ed algorithm returns an estimate of the worst-case time di erence. It is also easy to show that the complexity of the modi ed algorithm is O(cjE 0 j cjR 0 j).
Termination of the Algorithm
In order to avoid unnecessary calculations, the algorithm can be modi ed to check if extending the size of the subgraphs analyzed (i.e., increasing c) is helpful. To do this, the algorithm is modi ed to return a best-case estimate, L best ; U best ], in addition to the worst-case estimate, L 0 ; U 0 ], where L best = min(L j ; : : :; L (c?2) ) and U best = max(U j ; : : :; U (c?2) ). Given the actual worst-case time di erence is L; U], it is easily shown that these estimates satisfy the inequalities: L 0 L L best and U best U U 0 . If tightening the bound to L best ; U best ] would not result in less circuitry than L 0 ; U 0 ], then it is not worth increasing c. In fact, if L best = L 0 and U best = U 0 , then the actual worst-case time di erence L; U] has been found. In general, increasing c does not guarantee that the exact bound L; U] can always be found, but in all the circuit examples that we synthesized, Algorithm 2.3 (i.e., c = 2) either found the exact bound or at least a su ciently tight bound to detect all redundancies.
Synthesis Procedure
Given an ER system speci cation, we apply our timing analysis algorithm to derive an optimized timed circuit implementation. The synthesis procedure has three steps. The rst step is to detect and remove redundant rules from the speci cation. The second step is to construct a reduced state graph. The third step is to derive a circuit implementation from the reduced state graph.
Removing Redundant Rules
The rst step in the synthesis procedure is to detect and remove redundant rules in the timed speci cation. Since each internal rule results in a literal in the implementation in order to ensure the behavior speci ed by the rule, if it is determined that this behavior is guaranteed without the rule (i.e., the rule is redundant) then the literal can be removed from the implementation resulting in a smaller circuit.
Redundant Rules
A rule is redundant in the timed speci cation if its omission does not change the behavior speci ed by the timed ring rule. This is de ned more formally as follows:
De nition 3. 
Algorithm for Detecting Redundant Rules
If there are multiple rules enabling an event, then it is possible that some of them are redundant. Algorithm 3.1 checks each rule by using Algorithm 2.3 to nd an estimate of the worst-case time di erence between the enabled and enabling event. We prove later that if the lower bound of this estimate is larger than the upper bound of the timing constraint on the rule, then the rule is redundant. 
Proof of Correctness
De nition 3.1 de ned a redundant rule as a rule which could be removed from the ER system without changing the behavior speci ed by the timed ring rule. By applying transformations to the timed ring rule, Theorem 3.1 proves that Algorithm 3.1 nds redundant rules. 
Finding the Reduced State Graph
In order to generate a circuit implementation, many methodologies transform a higher-level speci cation into a state graph so that Boolean minimization techniques can be applied 2] 3]. Essentially, a state graph is a graph in which the vertices are bitvectors and the arcs are signal transitions. Each bitvector speci es the binary value of every signal in the system when the system is in that state. In our method, timing analysis is utilized to generate a reduced state graph which often has signi cantly fewer states than a state graph generated without considering timing constraints. Since the size of the state graph and the complexity of the circuitry are strongly correlated, our method often results in simpler circuitry compared with other methods that do not fully utilize timing constraints.
Reduced State Graph
Typically, a state graph is speci ed as a set of states and a set of transitions between states 2] 3]. Algorithm 2.3 can be utilized to detect states that can never be reached, resulting in a reduced state graph. These unreachable states are removed from the set of states, and the transitions leading to them are removed from the set of transitions. It is not always possible to infer from the reduced state graph all enabled transitions, since a transition can be enabled in a particular state without an arc leading from it to a state where that transition has occurred. Although the transition cannot occur in the next state, the fact that it has been enabled is needed during synthesis. To solve this problem, a reduced state graph is fully characterized by a set of states that contain information on enabled transitions as described in De nition 3.2. Each such state is a vertex in the reduced state graph, and these vertices are connected by arcs as described in De nition 3.3. 
Constrained Token Flow
The reduced state graph is derived using constrained token ow described in Algorithm 3.3. This is similar to token ow which is used for nding state graphs as described in 3] 2]. The algorithm begins with the initial marking of the constraint graph which is de ned as the set of rules enabled by reset. The function FindState is then used to nd the state as de ned in De nition 3.2 for the marking. Given a marking, an event is enabled if all rules which enable that event are in the marking. If in a marking more than one event is enabled, all possible event sequences need to be generated. With timing constraints, it may be possible that one of the enabled events is always preceded by another, in which case the function Slow, implemented in Algorithm 3.2, is used to check if an enabled event is slower than some other enabled event. If so, the occurrence of the slower event is postponed. The result is that some states are no longer reachable, yielding a reduced state graph. Note that if the function Slow is changed to always return FALSE then the resulting state graph is the same as generated using regular token ow. 
Derivation of a Circuit Implementation
Several methods exist which transform a state graph into a circuit implementation such as those described in 2] 3] 4]. We present a method similar to guard strengthening described in 21] but derive the circuit implementations from a state graph. A guard is a conjunction of signals and their negations. When this conjunction evaluates to true, the transition it is guarding can occur. The reason this method is called guard strengthening is that it starts with weak guards (i.e., the guard may evaluate to true in states in which the transition it is guarding should not occur) to which signals are added to strengthen them.
Finding the Enabled State
The rst step is to determine the enabled state for the transitions on each signal. The enabled state for a transition is the value of each signal in all states in which that transition is enabled to occur. This provides information on which signals are stable during a particular transition, and thus, can be used to strengthen the guard for that transition. This is de ned more formally in De nition 3.4. Algorithm 3.4 shows how the enabled state for each transition can be found from the reduced state graph.
De nition 3.4 (Enabled State) For each transition s k ", the enabled state is of the form Q k" = q k";1 , : : :, q k";l , : : :, q k";n , where n is the number of signals in the speci cation. Each q k";l is determined as follows: if in all states where s k = R, VAL s l ] = 0 then q k";l = 0; if in all states where s k = R, VAL s l ] = 1 then q k";l = 1; otherwise, q k";l = X. The In the SCSI protocol controller, the enabled state for the transition req " is 0X000, since there are two states 0FR00 and 00R00 where the transition req " is enabled to occur. In this case, both the state graph and the reduced state graph give the same enabled state. However, for the transition rdy ", if the state graph is used, the enabled state is X0001, but if the reduced state graph is used, the enabled state is 10001. Therefore, using timing constraints, the enabled state can contain less uncertainty.
Detecting and Resolving Con icts
The next step is to check for con icts in each state. A con ict occurs when the weak guard evaluates to true in a particular state, but in that state the signal is enabled to change or has changed to the opposite value. This either results in interference, where a signal is being both pulled high and low at the same time, or it can result in a mis ring, where a transition occurs in a state in which the signal should remain stable. Both cases represent circuit hazards and must be prevented.
The non-redundant rules are used to construct the weak guards for each transition. To prevent a con ict, context signals are added to a weak guard to guarantee that the transition being guarded cannot occur in the particular problem state. A signal can be used as a context signal if it is stable in the enabled state for the transition, and its value in the enabled state is di erent from that in the problem state. For each transition, a table is constructed where the columns are the con ict problem states, and the rows are the signals which can be chosen to solve each problem. An outline of the basic procedure is described in Algorithm 3.5. The function Problem determines if a set of rules is su cient to prevent a given transition from occurring in a particular state. The function Solution checks if a signal or its negation can be used to prevent a transition from occurring in a given state. In the SCSI protocol controller, the transition req " has the weak guard :ack^:rdy. Using this guard and the state graph shown in Figure 3a , there is a con ict with the state 000R1. This problem state is compared with the enabled state for req ", 0X000, as determined earlier. The only signal which can be chosen to solve this problem is :q. Using the reduced state graph in Figure 3b , the state 000R1 is not reachable, so there is no con ict. Thus, the guard is not strengthened with :q, and the timing constraints have again helped reduce the complexity of the implementation.
Finding an Optimal Cover
Determining which context signals to use to optimally solve all con icts constitutes a covering problem, which is solved by treating the table of con ict problems and possible solutions as a prime implicant If there is only one remaining problem to solve, the function Solve essential columns solves it, and, if possible, does so by selecting a signal which provides symmetry between guards for the rising and falling transition. This procedure is repeated until all problems are solved, or the number of problems solved is no longer decreasing. At the end of the procedure, all problems may not be resolved if the table is cyclic, in which case the remaining problems can be solved by inspection or a branching method 22] implemented in the function Solve remaining problems. Algorithm 3.6 (Find Optimal Cover) set FindCover(ER system hE; R NR i; array C) f R C = ;; For each transition t f While ((NumProb(C t ) > 0) and (NumProb(C t ) is decreasing)) do f R C = R C + Choose essential rows (C t ); Rm dominating columns (C t ); Rm dominated rows (C t ); R C = R C + Solve essential columns (hE; R NR + R C i; C t ); g If (NumProb(C t ) > 0) then R C = R C + Solve remaining problems (hE; R NR + R C i; C t ); g Return(R C ); g Returning to our example, in the reduced state graph, there are still con icts associated with the transition rdy ". A table of problems and possible solutions is shown in Table 1 . In this table, there is an essential row since the fth column can only be solved by choosing q. Strengthening the guard with this signal solves all the problems.
A Complex Gate Implementation
For each output signal s the trigger signals (i.e., those given in the rules) and the context signals (i.e., those added to solve con icts) for s " are implemented in series in a pullup network, and similarly,the signals needed for s # are implemented in series in a pulldown network. The resulting circuit is a state-holding element called a generalized C-element 1]. The complex gate implementations for both the speed-independent and the timed versions of the signal req from the SCSI protocol controller are shown in Figure 4 , with the guards that are being implemented. If a signal appears only in the pullup, but not in the pulldown, then it is annotated with a \+". If a signal appears only in the pulldown then it is annotated with a \-". Otherwise, the signal has no annotation. A static CMOS implementation for each element is also shown in gure 4.
Since signal :q was not needed in the guard for req " for the timed implementation, the resulting circuitry needs two less transistors. Similarly, since the rule hq #; rdy #; i; 0; 0; 5]i is found to be redundant, the signal :q is not used in the guard for the transition rdy #, and two transistors are saved there as well.
Exceptions
Throughout the synthesis procedure, there are various exception conditions which can occur if the procedure nds that it has a speci cation for which it cannot derive an implementation. Each is brie y described here with suggestions on how to modify the speci cation to solve the problem, but a general solution for timed circuits is still an open area of research. 
Complete State Coding Violation
Persistency Violation
After the enabled state is found, the synthesis procedure veri es that the timed speci cation is persistent 2] 3] as de ned below. While in general the persistence property is not a necessary requirement for synthesis 4], it is required to use the enabled state approach. Persistence problems can be solved by either adding state variables or persistence rules 2] 3].
De nition 3.6 (Persistence) For each rule of the form he; f; i; "; i in the set of non-redundant rules R NR , if event e is a rising transition on the signal s k and the enabled state Q f of event f has q f;k = 1, then event e is persistent. If event e is a falling transition on the signal s k and the enabled state has q f;k = 0, then event e is persistent.
Unresolvable Con icts
Finally, it is possible that there may be no available context signal to resolve a con ict. This problem may be caused by a potential context signal which is non-persistent 4]. To solve this problem, state variables are again added.
Putting It All Together
The entire synthesis procedure neglecting exceptions can be given as follows: The MMU is derived from a CSP speci cation, and it is used to illustrate the complexity reduction of timed circuits compared to speed-independent circuits. The DRAM controller is derived from a BSM speci cation, and it is used to demonstrate how timed circuits can be used in a synchronous environment.
Memory Management Unit
The rst example is a MMU designed for use with a 16-bit asynchronous microprocessor 11]. The original implementation was derived using Martin's synthesis method 12]. The basic operation of the MMU is to convert a 16-bit memory address to a 24-bit real address. There are six possible cycles that the MMU controller can enter, depending on data from the environment. For simplicity, the design of only one cycle is discussed: memory data load. A simpli ed block diagram is shown in Figure 5 in which only signals involved in this cycle are depicted. which is then converted to the constraint graph shown in Figure 6 .
The transformation from CSP to a handshaking expansion is not unique. A more concurrent constraint graph shown in Figure 7 also satis es the high-level CSP speci cation. This speci cation is simply a reshufing 1] of the earlier one. This reshu ing is not considered in 12] because it results in a complete state coding violation 2]. This means that the more concurrent speci cation cannot be implemented without adding state variables. Adding state variables not only changes the speci cation, but can also add extra circuitry and/or delay to the implementation. This cost often outweights the bene t of the higher degree of concurrency. This particular problem can also be solved by adding persistence rules, but this can reduce the concurrency in the speci cation. If conservative timing constraints are also added, the reduced state graph of the more concurrent speci cation shown in Figure 7 does not have a complete state coding violation, and thus, it can be implemented without adding state variables or persistence rules. To make the speci cation in Figure 7 persistent, three arcs are added to the constraint graph as shown in Figure 8 ; the speci cation can now be implemented speed-independently. As shown later, the speed-independent implementation is still more complex than the original implementation derived from the speci cation in Figure 6. 
Speed-Independent vs. Timed Implementation
A speed-independent and a timed implementation of the speci cation shown in Figure 8 are compared. For the timed implementation, the timing constraints used are depicted in Figure 8 . The lower bound of the timing constraint on mdli " states that the processor does not issue memory requests faster than every 30ns. The lower bound of the timing constraint on msli " states that the DRAM access time takes at least 30ns.
Both of their upper bounds are in nite since the processor could choose never to do a load, or the interface could choose never to process the request. The reseting of the acknowledgement (i.e., mdli # and msli #) is assumed to be somewhat faster, and must occur within 5 to 30ns of the reset of the request. The other numbers were obtained from SPICE simulations of the datapath circuitry for a 0:8 m CMOS process. The comparator, denoted bi, has a delay of between 2:5 to 13ns, and the registers, denoted rai, have a delay of between 2 to 9ns depending on temperature, voltage, and processing variations. All output signals have a delay of 0 to 1ns where 1ns was found to be the maximum delay of the gates in the library used.
In the MMU speci cation, there are ve events with multiple rules enabling them: rao ", bo ", mslo ", mslo #, and mdlo #. Timing analysis determines that at least one rule associated with each event is redundant. In all, 6 of the 15 rules on output signals in the original speci cation are redundant. This includes the 3 persistence rules. To determine which context signals must be added, the rst step is to determine the reduced state graph and the enabled state for each signal using the timing constraints. A state graph generated without any timing constraints results in 92 states while the reduced state graph only has 22 states. Using the reduced state graph, the timed implementation needs 5 context signals as opposed to 7 needed for the speed-independent implementation.
After adding context signals to our original speci cation, 22 literals (note that we de ne a literal to be a signal in a guard) are required for a speed-independent implementation as shown in Table 2 . The timing constraints reduce the circuit to only 10 literals. Thus, our circuit complexity is reduced by over 50 percent using conservative timing constraints. A complex gate implementation for both is shown in Figure 9 . Note that this reduction is possible not only because of removing redundant literals, but also because the gate needed for implementing rao and bo can be shared after the optimizations.
DRAM Controller
Our next example is a DRAM controller which is an interface between a microprocessor and a DRAM array. This example is interesting for two reasons. It is an asynchronous design in a synchronous environment, and it is an example which includes non-deterministic behavior (i.e., input choice) which can be synthesized by transforming it into a deterministic speci cation. The DRAM controller has three possible modes of operation: read, write, and refresh. A block diagram for the entire DRAM controller is shown in Figure 10 . The design of the refresh cycle is discussed in detail in the next subsection to illustrate how synchronous inputs can be incorporated into an asynchronous design. The three cycles are combined to illustrate synthesis of a speci cation with non-determinism and multiple occurrences of events in a single cycle.
From Burst-Mode to Timed Speci cation
Our speci cation is derived from a burst-mode speci cation shown in Figure 11 13 ]. The speci cation of the refresh cycle is converted to the constraint graph shown in Figure 12 . Notice that this constraint graph is not well-formed (i.e., it is not strongly connected), so our timing analysis procedure cannot be applied directly. To solve this problem, the dashed arcs in Figure 13 are added to the constraint graph. For this example, these new ordering rules are chosen to make the speci cation satisfy the fundamental mode assumption (i.e., outputs must occur before inputs can change). For example, the transition rfip " must occur before c #, so a rules is added between them. The timing constraints for these rules are 0; 0] which means that only the ordering of the two events is important and not the time di erence between them.
In general, an ordering rule can be added between two events if the enabling event is guaranteed by the timing constraints to always precede the enabled event by at least the amount of time given in the upper bound of the ordering rule. In other words, the rule must be declared redundant using the timing analysis, since it is not actually enforced with circuitry. If this is the case, the implementation synthesized is valid; otherwise di erent ordering rules need to be chosen. If no ordering rules can be found to make the graph well-formed, then our procedure cannot derive an implementation which can satisfy the given timing constraints. Currently, these ordering rules must be added before the synthesis procedure can be applied, but future research will incorporate nding appropriate ordering rules into the procedure.
Burst-Mode vs. Timed Implementation
The implementation of a timed version of the DRAM controller is compared with implementations from two burst-mode design styles 13] 7]. For our timed implementation, the timing constraints used for the refresh cycle are depicted in Figure 13 23 ]. These timing constraints are derived assuming the environment is as depicted in Figure 10 , and the controller is being used with a 68020/30 running at 16 to 20 MHz.
The implementation of the refresh cycle is considered rst. As before, the rst step is to determine which rules in the speci cation are redundant. All 7 of the ordering rules added to make the graph well-formed are found to be redundant. In addition, the rules from a # to ras " and rfip # are also redundant. Next, the synthesis procedure derives a reduced state graph with 16 states. Using this reduced state graph and the non-redundant rules, one context signal is needed for the implementation. In all, 7 literals are needed for the implementation of the two output signals in the refresh cycle, rfip and ras.
The implementation of the complete DRAM controller is non-deterministic; i.e., the environment can choose to do a refresh cycle, a write cycle, or a read cycle. Our timing analysis algorithm cannot analyze speci cations with non-determinism directly. To solve this problem, the speci cation is converted to a long cycle going through a refresh, a write, and a read cycle sequentially as illustrated in Figure 14 . In this example, since each cycle always returns to the same state before the next cycle is chosen, all possible behaviors are modeled.
The resulting cyclic constraint graph has multiple occurrences of the same event in a cycle. For example, the transition ras " now occurs three times in a single cycle. Each event which occurs multiple times is given a unique name for each occurrence, and these events are noted to be on the same signal. For example, the three occurrences of ras " are replaced with ras 1 ", ras 2 ", and ras 3 ". These events will be treated separately during timing analysis, but together during synthesis. The same procedure described earlier is used to nd redundant rules and the reduced state graph. When determining the enabled state, the multiple occurrences of an event are considered together. For example, when determining the enabled state for the transition we #, there is a state where dtack 1 = F and dtack 2 = 1, and another state where dtack 1 = 0 and dtack 2 = 1. Therefore, in the enabled state for we #, both dtack 1 and dtack 2 are set to X. To nd con icts, the individual occurrences of the same event are used, but to determine context signals, only the merged value is available. For example, ras can only be used as a context signal if ras 1 , ras 2 , and ras 3 all qualify as context signals.
This procedure leads to the implementation of the DRAM controller shown in Figure 15 . Note that although some of the gates are shown with multiple levels, they are all actually implemented as single complex gates. For example, a dynamic gate implementing cas is shown in Figure 16 . 
Other Results
The synthesis procedure described in this paper has been fully automated in a CAD tool which transforms a well-formed ER system speci cation into a complex gate implementation. All results reported in this paper were compiled using this program, and they appear tabulated in Table 3 .
Additional examples in this table are parts of an asynchronous microprocessor described in 11], and their speci cations are taken from 14]. All of the microprocessor speci cations need state variables for a speed-independent implementation; however, three of the four can be implemented without state variables if conservative timing constraints are added.
The timed implementation for the MMU controller and the refresh cycle of the DRAM controller have been veri ed using Burch's timed circuit veri er 24] 25] to be hazard-free under the given timing constraints. Here, hazard-freedom is de ned to mean that no transition once enabled to occur can be disabled without it occurring.
Conclusions and Future Research
We have proposed a new methodology for the speci cation of timed asynchronous circuits, the event-rule system, and developed a timing analysis algorithm to deduce timing information su cient for the synthesis of timed circuits. A synthesis procedure based on our timing analysis algorithm has been constructed to detect and remove redundancy in the speci cation and to produce a reduced state graph. From the reduced state graph, our procedure systematically derives a complex gate implementation. Our results indicate that by using conservative timing constraints, our synthesis procedure can signi cantly reduce a circuit's complexity.
While reducing circuit area, we also increase circuit performance, not only because smaller circuits switch faster but also because we are able to synthesize more concurrent speci cations than can often be considered practical using other design styles. Finally, we have applied our technique to the synthesis of asynchronous circuits in a mixed synchronous/asynchronous environment.
At present, our synthesis procedure requires a well-formed, deterministic ER system speci cation. While we have shown through an example how these restrictions can be relaxed, a systematic method has not yet been incorporated into our synthesis procedure. In the future, we plan to incorporate transformations to make a speci cation well-formed into the synthesis procedure. We also plan to generalize our timing analysis algorithm to handle non-deterministic behavior. The third direction for future work is develop a procedure for adding state variables to a timed speci cation to resolve exceptions: complete state coding violations, persistency violations, and unresolvable con icts. This problem is not as straightforward as it sounds because adding state variables changes the speci cation, and thus may invalidate earlier timing analysis. Therefore, techniques used for adding state variables in other methodologies may not be directly applicable. Also, while we are able to verify our designs to be hazard-free, verifying that they satisfy a speci cation has not yet been completed and will be addressed in the future. Finally, we intend to apply our technique to larger examples, and implement the IC design of interesting timed circuits to better assess the area and performance gain. 
